FPGA - DIY Programming The 2019 Stack Overflow Developer Survey Results Are InFPGA: Bitstream vs. SRAM Object FileFPGA programming, where to beginBest FPGA to work withCustom FPGA PCB with external programming circuitHow can I view, debug, or analyze data being input to my FPGA?Working on an FPGA without an IDEXilinx Programming FPGA from SPI Flash without JTAGWhy does this PIC18LF1220 program only two times and after that programming fails?Can't program multiple chips using JTAGSending SPI signals to the Flash Memory through verilog FPGA controller, but not receiving anything from it, why does it happens?How to estimate timing contraints for FPGAs?

What do hard-Brexiteers want with respect to the Irish border?

Identify boardgame from Big movie

Protecting Dualbooting Windows from dangerous code (like rm -rf)

Pokemon Turn Based battle (Python)

Why do UK politicians seemingly ignore opinion polls on Brexit?

Is there a symbol for a right arrow with a square in the middle?

Right tool to dig six foot holes?

Geography at the pixel level

Is this app Icon Browser Safe/Legit?

Are there any other methods to apply to solving simultaneous equations?

What is the motivation for a law requiring 2 parties to consent for recording a conversation

Why hard-Brexiteers don't insist on a hard border to prevent illegal immigration after Brexit?

Button changing it's text & action. Good or terrible?

Did Scotland spend $250,000 for the slogan "Welcome to Scotland"?

Write faster on AT24C32

"as much details as you can remember"

Is a "Democratic" Oligarchy-Style System Possible?

Why can Shazam fly?

Time travel alters history but people keep saying nothing's changed

How to notate time signature switching consistently every measure

Can a flute soloist sit?

Can a rogue use sneak attack with weapons that have the thrown property even if they are not thrown?

Why not take a picture of a closer black hole?

Origin of "cooter" meaning "vagina"



FPGA - DIY Programming



The 2019 Stack Overflow Developer Survey Results Are InFPGA: Bitstream vs. SRAM Object FileFPGA programming, where to beginBest FPGA to work withCustom FPGA PCB with external programming circuitHow can I view, debug, or analyze data being input to my FPGA?Working on an FPGA without an IDEXilinx Programming FPGA from SPI Flash without JTAGWhy does this PIC18LF1220 program only two times and after that programming fails?Can't program multiple chips using JTAGSending SPI signals to the Flash Memory through verilog FPGA controller, but not receiving anything from it, why does it happens?How to estimate timing contraints for FPGAs?



.everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty margin-bottom:0;








5












$begingroup$


I've been programming microcontrollers for a few years now, and I've just discovered FPGA's after taking a digital design class. After doing some research into different FPGA's, development boards, etc, I'm still hesitant to buy any because I wouldn't know how to make my own version of the final "product." I've put PIC's, SAM's, AVR's, etc. on to custom PCB's with no issue, so I'm not worried about that--my main concern is programming an FPGA without a manufacturer's board.



My specific question: Would an FPGA function if I took the bitmap file generated by Quartus, Vivado, iCEcube, etc, wrote it to an SPI flash memory chip beginning at address 0 (say, via an FT2232H), and connected the flash memory to the SPI pins of an FPGA (with the MODE config set properly)?



I apologize for the partial hypothetical; I'm fairly sure that's all Lattice's Diamond Programmer does, but I wondered if that approach would work for FPGA's from different manufacturers, or whether say, Quartus added additional "window dressing" or headers to the memory while writing it.



Let me know if there's anything I can do to improve/clarify the question, or if I'm missing a big point in the FPGA programming process. Thanks!










share|improve this question









$endgroup$











  • $begingroup$
    By "bitmap" you mean bit-stream?
    $endgroup$
    – Eugene Sh.
    8 hours ago










  • $begingroup$
    This question has be asked in a different incarnation before
    $endgroup$
    – laptop2d
    8 hours ago






  • 1




    $begingroup$
    On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
    $endgroup$
    – The Photon
    8 hours ago






  • 2




    $begingroup$
    The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
    $endgroup$
    – Toor
    6 hours ago







  • 1




    $begingroup$
    I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
    $endgroup$
    – Toor
    6 hours ago


















5












$begingroup$


I've been programming microcontrollers for a few years now, and I've just discovered FPGA's after taking a digital design class. After doing some research into different FPGA's, development boards, etc, I'm still hesitant to buy any because I wouldn't know how to make my own version of the final "product." I've put PIC's, SAM's, AVR's, etc. on to custom PCB's with no issue, so I'm not worried about that--my main concern is programming an FPGA without a manufacturer's board.



My specific question: Would an FPGA function if I took the bitmap file generated by Quartus, Vivado, iCEcube, etc, wrote it to an SPI flash memory chip beginning at address 0 (say, via an FT2232H), and connected the flash memory to the SPI pins of an FPGA (with the MODE config set properly)?



I apologize for the partial hypothetical; I'm fairly sure that's all Lattice's Diamond Programmer does, but I wondered if that approach would work for FPGA's from different manufacturers, or whether say, Quartus added additional "window dressing" or headers to the memory while writing it.



Let me know if there's anything I can do to improve/clarify the question, or if I'm missing a big point in the FPGA programming process. Thanks!










share|improve this question









$endgroup$











  • $begingroup$
    By "bitmap" you mean bit-stream?
    $endgroup$
    – Eugene Sh.
    8 hours ago










  • $begingroup$
    This question has be asked in a different incarnation before
    $endgroup$
    – laptop2d
    8 hours ago






  • 1




    $begingroup$
    On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
    $endgroup$
    – The Photon
    8 hours ago






  • 2




    $begingroup$
    The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
    $endgroup$
    – Toor
    6 hours ago







  • 1




    $begingroup$
    I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
    $endgroup$
    – Toor
    6 hours ago














5












5








5


2



$begingroup$


I've been programming microcontrollers for a few years now, and I've just discovered FPGA's after taking a digital design class. After doing some research into different FPGA's, development boards, etc, I'm still hesitant to buy any because I wouldn't know how to make my own version of the final "product." I've put PIC's, SAM's, AVR's, etc. on to custom PCB's with no issue, so I'm not worried about that--my main concern is programming an FPGA without a manufacturer's board.



My specific question: Would an FPGA function if I took the bitmap file generated by Quartus, Vivado, iCEcube, etc, wrote it to an SPI flash memory chip beginning at address 0 (say, via an FT2232H), and connected the flash memory to the SPI pins of an FPGA (with the MODE config set properly)?



I apologize for the partial hypothetical; I'm fairly sure that's all Lattice's Diamond Programmer does, but I wondered if that approach would work for FPGA's from different manufacturers, or whether say, Quartus added additional "window dressing" or headers to the memory while writing it.



Let me know if there's anything I can do to improve/clarify the question, or if I'm missing a big point in the FPGA programming process. Thanks!










share|improve this question









$endgroup$




I've been programming microcontrollers for a few years now, and I've just discovered FPGA's after taking a digital design class. After doing some research into different FPGA's, development boards, etc, I'm still hesitant to buy any because I wouldn't know how to make my own version of the final "product." I've put PIC's, SAM's, AVR's, etc. on to custom PCB's with no issue, so I'm not worried about that--my main concern is programming an FPGA without a manufacturer's board.



My specific question: Would an FPGA function if I took the bitmap file generated by Quartus, Vivado, iCEcube, etc, wrote it to an SPI flash memory chip beginning at address 0 (say, via an FT2232H), and connected the flash memory to the SPI pins of an FPGA (with the MODE config set properly)?



I apologize for the partial hypothetical; I'm fairly sure that's all Lattice's Diamond Programmer does, but I wondered if that approach would work for FPGA's from different manufacturers, or whether say, Quartus added additional "window dressing" or headers to the memory while writing it.



Let me know if there's anything I can do to improve/clarify the question, or if I'm missing a big point in the FPGA programming process. Thanks!







fpga spi programming






share|improve this question













share|improve this question











share|improve this question




share|improve this question










asked 8 hours ago









Blake LucasBlake Lucas

334




334











  • $begingroup$
    By "bitmap" you mean bit-stream?
    $endgroup$
    – Eugene Sh.
    8 hours ago










  • $begingroup$
    This question has be asked in a different incarnation before
    $endgroup$
    – laptop2d
    8 hours ago






  • 1




    $begingroup$
    On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
    $endgroup$
    – The Photon
    8 hours ago






  • 2




    $begingroup$
    The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
    $endgroup$
    – Toor
    6 hours ago







  • 1




    $begingroup$
    I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
    $endgroup$
    – Toor
    6 hours ago

















  • $begingroup$
    By "bitmap" you mean bit-stream?
    $endgroup$
    – Eugene Sh.
    8 hours ago










  • $begingroup$
    This question has be asked in a different incarnation before
    $endgroup$
    – laptop2d
    8 hours ago






  • 1




    $begingroup$
    On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
    $endgroup$
    – The Photon
    8 hours ago






  • 2




    $begingroup$
    The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
    $endgroup$
    – Toor
    6 hours ago







  • 1




    $begingroup$
    I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
    $endgroup$
    – Toor
    6 hours ago
















$begingroup$
By "bitmap" you mean bit-stream?
$endgroup$
– Eugene Sh.
8 hours ago




$begingroup$
By "bitmap" you mean bit-stream?
$endgroup$
– Eugene Sh.
8 hours ago












$begingroup$
This question has be asked in a different incarnation before
$endgroup$
– laptop2d
8 hours ago




$begingroup$
This question has be asked in a different incarnation before
$endgroup$
– laptop2d
8 hours ago




1




1




$begingroup$
On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
$endgroup$
– The Photon
8 hours ago




$begingroup$
On your first FPGA board design, I'd suggest to provide 2 methods of device programming (plus the vendor's JTAG header). Place jumper locations to allow you to change the MODE pins as needed. It's very easy to mess these up and it's good to have back-up plans. Also be sure to provide testpoints for INIT and DONE (or whatever Lattice uses to indicate the programming state).
$endgroup$
– The Photon
8 hours ago




2




2




$begingroup$
The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
$endgroup$
– Toor
6 hours ago





$begingroup$
The process control required to mount BGAs, especially high pin count ones is tighter than something like a QFP. The fact there are more balls means there is a higher probability of bridging or bad connections and since they are hidden you won't be able to detect problems (unless you have an X-ray) prior to running the thing to see if you have any issues. And if you remount the component then you have to reball it which requires more equipement. FPGAs are also expensive chips that you don't want to damage. Large BGAs are where things like PCB preheaters become necessary.
$endgroup$
– Toor
6 hours ago





1




1




$begingroup$
I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
$endgroup$
– Toor
6 hours ago





$begingroup$
I used to work at a place where the techs did nothing but rework all day and they had hot air stations (tighter temperature control and more reliable than the heat gun) and they were unable to reliably hand solder BGAs. I don't think they had a preheater so if you are going to try it, get a preheater and use a cheap chip (maybe even daisy chain dummy BGA package so you can verify your connections electrically until you've nailed it before doing the real thing).
$endgroup$
– Toor
6 hours ago











2 Answers
2






active

oldest

votes


















7












$begingroup$

Yes, it would work just fine.



Actually, the development tools for most FPGAs allow you to program the external flash directly through the FPGA's own JTAG connection, eliminating the need for a separate programming interface for the flash.






share|improve this answer









$endgroup$












  • $begingroup$
    And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
    $endgroup$
    – Spehro Pefhany
    7 hours ago










  • $begingroup$
    I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
    $endgroup$
    – Blake Lucas
    6 hours ago






  • 1




    $begingroup$
    Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
    $endgroup$
    – Toor
    6 hours ago











  • $begingroup$
    @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
    $endgroup$
    – Ben Voigt
    4 hours ago










  • $begingroup$
    Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
    $endgroup$
    – Chris Stratton
    4 hours ago



















1












$begingroup$

When you say "the [sic] bitmap [sic] file generated by ", the answer is Yes as long as you pick the right one -- you made a slight error by using the definite article since there isn't just one file generated.



For example, Quartus can produce SOF, POF, and JIC files. The last one is what you use for indirect programming via the FPGA JTAG. It would not be useful to write that to the SPI flash. The SOF is for loading over JTAG to run your design in the FPGA transiently. POF is what you need to load into the flash chip.



See FPGA: Bitstream vs. SRAM Object File for a lot of useful information on what the different files mean from each of the different vendors.






share|improve this answer









$endgroup$













    Your Answer





    StackExchange.ifUsing("editor", function ()
    return StackExchange.using("mathjaxEditing", function ()
    StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix)
    StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
    );
    );
    , "mathjax-editing");

    StackExchange.ifUsing("editor", function ()
    return StackExchange.using("schematics", function ()
    StackExchange.schematics.init();
    );
    , "cicuitlab");

    StackExchange.ready(function()
    var channelOptions =
    tags: "".split(" "),
    id: "135"
    ;
    initTagRenderer("".split(" "), "".split(" "), channelOptions);

    StackExchange.using("externalEditor", function()
    // Have to fire editor after snippets, if snippets enabled
    if (StackExchange.settings.snippets.snippetsEnabled)
    StackExchange.using("snippets", function()
    createEditor();
    );

    else
    createEditor();

    );

    function createEditor()
    StackExchange.prepareEditor(
    heartbeatType: 'answer',
    autoActivateHeartbeat: false,
    convertImagesToLinks: false,
    noModals: true,
    showLowRepImageUploadWarning: true,
    reputationToPostImages: null,
    bindNavPrevention: true,
    postfix: "",
    imageUploader:
    brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
    contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
    allowUrls: true
    ,
    onDemand: true,
    discardSelector: ".discard-answer"
    ,immediatelyShowMarkdownHelp:true
    );



    );













    draft saved

    draft discarded


















    StackExchange.ready(
    function ()
    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f431856%2ffpga-diy-programming%23new-answer', 'question_page');

    );

    Post as a guest















    Required, but never shown

























    2 Answers
    2






    active

    oldest

    votes








    2 Answers
    2






    active

    oldest

    votes









    active

    oldest

    votes






    active

    oldest

    votes









    7












    $begingroup$

    Yes, it would work just fine.



    Actually, the development tools for most FPGAs allow you to program the external flash directly through the FPGA's own JTAG connection, eliminating the need for a separate programming interface for the flash.






    share|improve this answer









    $endgroup$












    • $begingroup$
      And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
      $endgroup$
      – Spehro Pefhany
      7 hours ago










    • $begingroup$
      I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
      $endgroup$
      – Blake Lucas
      6 hours ago






    • 1




      $begingroup$
      Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
      $endgroup$
      – Toor
      6 hours ago











    • $begingroup$
      @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
      $endgroup$
      – Ben Voigt
      4 hours ago










    • $begingroup$
      Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
      $endgroup$
      – Chris Stratton
      4 hours ago
















    7












    $begingroup$

    Yes, it would work just fine.



    Actually, the development tools for most FPGAs allow you to program the external flash directly through the FPGA's own JTAG connection, eliminating the need for a separate programming interface for the flash.






    share|improve this answer









    $endgroup$












    • $begingroup$
      And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
      $endgroup$
      – Spehro Pefhany
      7 hours ago










    • $begingroup$
      I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
      $endgroup$
      – Blake Lucas
      6 hours ago






    • 1




      $begingroup$
      Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
      $endgroup$
      – Toor
      6 hours ago











    • $begingroup$
      @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
      $endgroup$
      – Ben Voigt
      4 hours ago










    • $begingroup$
      Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
      $endgroup$
      – Chris Stratton
      4 hours ago














    7












    7








    7





    $begingroup$

    Yes, it would work just fine.



    Actually, the development tools for most FPGAs allow you to program the external flash directly through the FPGA's own JTAG connection, eliminating the need for a separate programming interface for the flash.






    share|improve this answer









    $endgroup$



    Yes, it would work just fine.



    Actually, the development tools for most FPGAs allow you to program the external flash directly through the FPGA's own JTAG connection, eliminating the need for a separate programming interface for the flash.







    share|improve this answer












    share|improve this answer



    share|improve this answer










    answered 8 hours ago









    Dave TweedDave Tweed

    124k10153267




    124k10153267











    • $begingroup$
      And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
      $endgroup$
      – Spehro Pefhany
      7 hours ago










    • $begingroup$
      I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
      $endgroup$
      – Blake Lucas
      6 hours ago






    • 1




      $begingroup$
      Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
      $endgroup$
      – Toor
      6 hours ago











    • $begingroup$
      @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
      $endgroup$
      – Ben Voigt
      4 hours ago










    • $begingroup$
      Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
      $endgroup$
      – Chris Stratton
      4 hours ago

















    • $begingroup$
      And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
      $endgroup$
      – Spehro Pefhany
      7 hours ago










    • $begingroup$
      I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
      $endgroup$
      – Blake Lucas
      6 hours ago






    • 1




      $begingroup$
      Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
      $endgroup$
      – Toor
      6 hours ago











    • $begingroup$
      @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
      $endgroup$
      – Ben Voigt
      4 hours ago










    • $begingroup$
      Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
      $endgroup$
      – Chris Stratton
      4 hours ago
















    $begingroup$
    And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
    $endgroup$
    – Spehro Pefhany
    7 hours ago




    $begingroup$
    And some, like Lattice Mach X02, have the flash on-board so you just need a few resistors and a 5x2 header to connect to the Lattice programming pod.
    $endgroup$
    – Spehro Pefhany
    7 hours ago












    $begingroup$
    I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
    $endgroup$
    – Blake Lucas
    6 hours ago




    $begingroup$
    I was aware you can program the flash directly via JTAG from tools like Vivado/Quartus, what I was hoping was to be able to do it without needing to purchase a vendor-specific cable--just use an FT2232H and write the bitstream (not bitmap?) myself. I don't think that chip is supported by Quartus, though, and isn't openly supported by Vivado (even though they use it on the Nexys and Basys boards).
    $endgroup$
    – Blake Lucas
    6 hours ago




    1




    1




    $begingroup$
    Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
    $endgroup$
    – Toor
    6 hours ago





    $begingroup$
    Yes, you can program the flash with the bit file using other means. One of your programmers for your MCUs can probably do it. I know my Segger J-link certainly can.
    $endgroup$
    – Toor
    6 hours ago













    $begingroup$
    @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
    $endgroup$
    – Ben Voigt
    4 hours ago




    $begingroup$
    @Toor: Indeed that's not a vendor-specific cable, but it still has hardcoded support in the vendor tools, and the Segger is quite a bit more expensive than a FT2232H.
    $endgroup$
    – Ben Voigt
    4 hours ago












    $begingroup$
    Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
    $endgroup$
    – Chris Stratton
    4 hours ago





    $begingroup$
    Pretty much all the major vendors provide engineering documentation to let the determined upload bitstreams to their parts (both FPGA and custom config flashes) with custom tools, because it is sometimes desirable in integrated systems or test rigs. It may be simplest to use the vendor's supported gear (especially at first), but I've implemented alternates for specific projects a number of times over the years. The harder part of an original FPGA board project may be all the support an FPGA needs on the board - lots of power pairs to route and bypass, often for several distinct voltages.
    $endgroup$
    – Chris Stratton
    4 hours ago














    1












    $begingroup$

    When you say "the [sic] bitmap [sic] file generated by ", the answer is Yes as long as you pick the right one -- you made a slight error by using the definite article since there isn't just one file generated.



    For example, Quartus can produce SOF, POF, and JIC files. The last one is what you use for indirect programming via the FPGA JTAG. It would not be useful to write that to the SPI flash. The SOF is for loading over JTAG to run your design in the FPGA transiently. POF is what you need to load into the flash chip.



    See FPGA: Bitstream vs. SRAM Object File for a lot of useful information on what the different files mean from each of the different vendors.






    share|improve this answer









    $endgroup$

















      1












      $begingroup$

      When you say "the [sic] bitmap [sic] file generated by ", the answer is Yes as long as you pick the right one -- you made a slight error by using the definite article since there isn't just one file generated.



      For example, Quartus can produce SOF, POF, and JIC files. The last one is what you use for indirect programming via the FPGA JTAG. It would not be useful to write that to the SPI flash. The SOF is for loading over JTAG to run your design in the FPGA transiently. POF is what you need to load into the flash chip.



      See FPGA: Bitstream vs. SRAM Object File for a lot of useful information on what the different files mean from each of the different vendors.






      share|improve this answer









      $endgroup$















        1












        1








        1





        $begingroup$

        When you say "the [sic] bitmap [sic] file generated by ", the answer is Yes as long as you pick the right one -- you made a slight error by using the definite article since there isn't just one file generated.



        For example, Quartus can produce SOF, POF, and JIC files. The last one is what you use for indirect programming via the FPGA JTAG. It would not be useful to write that to the SPI flash. The SOF is for loading over JTAG to run your design in the FPGA transiently. POF is what you need to load into the flash chip.



        See FPGA: Bitstream vs. SRAM Object File for a lot of useful information on what the different files mean from each of the different vendors.






        share|improve this answer









        $endgroup$



        When you say "the [sic] bitmap [sic] file generated by ", the answer is Yes as long as you pick the right one -- you made a slight error by using the definite article since there isn't just one file generated.



        For example, Quartus can produce SOF, POF, and JIC files. The last one is what you use for indirect programming via the FPGA JTAG. It would not be useful to write that to the SPI flash. The SOF is for loading over JTAG to run your design in the FPGA transiently. POF is what you need to load into the flash chip.



        See FPGA: Bitstream vs. SRAM Object File for a lot of useful information on what the different files mean from each of the different vendors.







        share|improve this answer












        share|improve this answer



        share|improve this answer










        answered 4 hours ago









        Ben VoigtBen Voigt

        1,77611526




        1,77611526



























            draft saved

            draft discarded
















































            Thanks for contributing an answer to Electrical Engineering Stack Exchange!


            • Please be sure to answer the question. Provide details and share your research!

            But avoid


            • Asking for help, clarification, or responding to other answers.

            • Making statements based on opinion; back them up with references or personal experience.

            Use MathJax to format equations. MathJax reference.


            To learn more, see our tips on writing great answers.




            draft saved


            draft discarded














            StackExchange.ready(
            function ()
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f431856%2ffpga-diy-programming%23new-answer', 'question_page');

            );

            Post as a guest















            Required, but never shown





















































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown

































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown







            Popular posts from this blog

            Францішак Багушэвіч Змест Сям'я | Біяграфія | Творчасць | Мова Багушэвіча | Ацэнкі дзейнасці | Цікавыя факты | Спадчына | Выбраная бібліяграфія | Ушанаванне памяці | У філатэліі | Зноскі | Літаратура | Спасылкі | НавігацыяЛяхоўскі У. Рупіўся дзеля Бога і людзей: Жыццёвы шлях Лявона Вітан-Дубейкаўскага // Вольскі і Памідораў з песняй пра немца Адвакат, паэт, народны заступнік Ашмянскі веснікВ Минске появится площадь Богушевича и улица Сырокомли, Белорусская деловая газета, 19 июля 2001 г.Айцец беларускай нацыянальнай ідэі паўстаў у бронзе Сяргей Аляксандравіч Адашкевіч (1918, Мінск). 80-я гады. Бюст «Францішак Багушэвіч».Яўген Мікалаевіч Ціхановіч. «Партрэт Францішка Багушэвіча»Мікола Мікалаевіч Купава. «Партрэт зачынальніка новай беларускай літаратуры Францішка Багушэвіча»Уладзімір Іванавіч Мелехаў. На помніку «Змагарам за родную мову» Барэльеф «Францішак Багушэвіч»Памяць пра Багушэвіча на Віленшчыне Страчаная сталіца. Беларускія шыльды на вуліцах Вільні«Krynica». Ideologia i przywódcy białoruskiego katolicyzmuФранцішак БагушэвічТворы на knihi.comТворы Францішка Багушэвіча на bellib.byСодаль Уладзімір. Францішак Багушэвіч на Лідчыне;Луцкевіч Антон. Жыцьцё і творчасьць Фр. Багушэвіча ў успамінах ягоных сучасьнікаў // Запісы Беларускага Навуковага таварыства. Вільня, 1938. Сшытак 1. С. 16-34.Большая российская1188761710000 0000 5537 633Xn9209310021619551927869394п

            Беларусь Змест Назва Гісторыя Геаграфія Сімволіка Дзяржаўны лад Палітычныя партыі Міжнароднае становішча і знешняя палітыка Адміністрацыйны падзел Насельніцтва Эканоміка Культура і грамадства Сацыяльная сфера Узброеныя сілы Заўвагі Літаратура Спасылкі НавігацыяHGЯOiТоп-2011 г. (па версіі ej.by)Топ-2013 г. (па версіі ej.by)Топ-2016 г. (па версіі ej.by)Топ-2017 г. (па версіі ej.by)Нацыянальны статыстычны камітэт Рэспублікі БеларусьШчыльнасць насельніцтва па краінахhttp://naviny.by/rubrics/society/2011/09/16/ic_articles_116_175144/А. Калечыц, У. Ксяндзоў. Спробы засялення краю неандэртальскім чалавекам.І ў Менску былі мамантыА. Калечыц, У. Ксяндзоў. Старажытны каменны век (палеаліт). Першапачатковае засяленне тэрыторыіГ. Штыхаў. Балты і славяне ў VI—VIII стст.М. Клімаў. Полацкае княства ў IX—XI стст.Г. Штыхаў, В. Ляўко. Палітычная гісторыя Полацкай зямліГ. Штыхаў. Дзяржаўны лад у землях-княствахГ. Штыхаў. Дзяржаўны лад у землях-княствахБеларускія землі ў складзе Вялікага Княства ЛітоўскагаЛюблінская унія 1569 г."The Early Stages of Independence"Zapomniane prawdy25 гадоў таму было аб'яўлена, што Язэп Пілсудскі — беларус (фота)Наша вадаДакументы ЧАЭС: Забруджванне тэрыторыі Беларусі « ЧАЭС Зона адчужэнняСведения о политических партиях, зарегистрированных в Республике Беларусь // Министерство юстиции Республики БеларусьСтатыстычны бюлетэнь „Полаўзроставая структура насельніцтва Рэспублікі Беларусь на 1 студзеня 2012 года і сярэднегадовая колькасць насельніцтва за 2011 год“Индекс человеческого развития Беларуси — не было бы нижеБеларусь занимает первое место в СНГ по индексу развития с учетом гендерного факцёраНацыянальны статыстычны камітэт Рэспублікі БеларусьКанстытуцыя РБ. Артыкул 17Трансфармацыйныя задачы БеларусіВыйсце з крызісу — далейшае рэфармаванне Беларускі рубель — сусветны лідар па дэвальвацыяхПра змену коштаў у кастрычніку 2011 г.Бядней за беларусаў у СНД толькі таджыкіСярэдні заробак у верасні дасягнуў 2,26 мільёна рублёўЭканомікаГаласуем за ТОП-100 беларускай прозыСучасныя беларускія мастакіАрхитектура Беларуси BELARUS.BYА. Каханоўскі. Культура Беларусі ўсярэдзіне XVII—XVIII ст.Анталогія беларускай народнай песні, гуказапісы спеваўБеларускія Музычныя IнструментыБеларускі рок, які мы страцілі. Топ-10 гуртоў«Мясцовы час» — нязгаслая легенда беларускай рок-музыкіСЯРГЕЙ БУДКІН. МЫ НЯ ЗНАЕМ СВАЁЙ МУЗЫКІМ. А. Каладзінскі. НАРОДНЫ ТЭАТРМагнацкія культурныя цэнтрыПублічная дыскусія «Беларуская новая пьеса: без беларускай мовы ці беларуская?»Беларускія драматургі па-ранейшаму лепш ставяцца за мяжой, чым на радзіме«Працэс незалежнага кіно пайшоў, і дзяржаву турбуе яго непадкантрольнасць»Беларускія філосафы ў пошуках прасторыВсе идём в библиотекуАрхіваванаАб Нацыянальнай праграме даследавання і выкарыстання касмічнай прасторы ў мірных мэтах на 2008—2012 гадыУ космас — разам.У суседнім з Барысаўскім раёне пабудуюць Камандна-вымяральны пунктСвяты і абрады беларусаў«Мірныя бульбашы з малой краіны» — 5 непраўдзівых стэрэатыпаў пра БеларусьМ. Раманюк. Беларускае народнае адзеннеУ Беларусі скарачаецца колькасць злачынстваўЛукашэнка незадаволены мінскімі ўладамі Крадзяжы складаюць у Мінску каля 70% злачынстваў Узровень злачыннасці ў Мінскай вобласці — адзін з самых высокіх у краіне Генпракуратура аналізуе стан са злачыннасцю ў Беларусі па каэфіцыенце злачыннасці У Беларусі стабілізавалася крымінагеннае становішча, лічыць генпракурорЗамежнікі сталі здзяйсняць у Беларусі больш злачынстваўМУС Беларусі турбуе рост рэцыдыўнай злачыннасціЯ з ЖЭСа. Дазволіце вас абкрасці! Рэйтынг усіх службаў і падраздзяленняў ГУУС Мінгарвыканкама вырасАб КДБ РБГісторыя Аператыўна-аналітычнага цэнтра РБГісторыя ДКФРТаможняagentura.ruБеларусьBelarus.by — Афіцыйны сайт Рэспублікі БеларусьСайт урада БеларусіRadzima.org — Збор архітэктурных помнікаў, гісторыя Беларусі«Глобус Беларуси»Гербы и флаги БеларусиАсаблівасці каменнага веку на БеларусіА. Калечыц, У. Ксяндзоў. Старажытны каменны век (палеаліт). Першапачатковае засяленне тэрыторыіУ. Ксяндзоў. Сярэдні каменны век (мезаліт). Засяленне краю плямёнамі паляўнічых, рыбакоў і збіральнікаўА. Калечыц, М. Чарняўскі. Плямёны на тэрыторыі Беларусі ў новым каменным веку (неаліце)А. Калечыц, У. Ксяндзоў, М. Чарняўскі. Гаспадарчыя заняткі ў каменным векуЭ. Зайкоўскі. Духоўная культура ў каменным векуАсаблівасці бронзавага веку на БеларусіФарміраванне супольнасцей ранняга перыяду бронзавага векуФотографии БеларусиРоля беларускіх зямель ва ўтварэнні і ўмацаванні ВКЛВ. Фадзеева. З гісторыі развіцця беларускай народнай вышыўкіDMOZGran catalanaБольшая российскаяBritannica (анлайн)Швейцарскі гістарычны15325917611952699xDA123282154079143-90000 0001 2171 2080n9112870100577502ge128882171858027501086026362074122714179пппппп

            ValueError: Expected n_neighbors <= n_samples, but n_samples = 1, n_neighbors = 6 (SMOTE) The 2019 Stack Overflow Developer Survey Results Are InCan SMOTE be applied over sequence of words (sentences)?ValueError when doing validation with random forestsSMOTE and multi class oversamplingLogic behind SMOTE-NC?ValueError: Error when checking target: expected dense_1 to have shape (7,) but got array with shape (1,)SmoteBoost: Should SMOTE be ran individually for each iteration/tree in the boosting?solving multi-class imbalance classification using smote and OSSUsing SMOTE for Synthetic Data generation to improve performance on unbalanced dataproblem of entry format for a simple model in KerasSVM SMOTE fit_resample() function runs forever with no result